You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Digitally-enhanced second-order multi-bit Sigma-Delta ADC designed in 90 nm CMOS, featuring DWA-based DAC linearization, drift-compensated switched-capacitor integrators, and reconfigurable OSR modes. Implemented and verified in Cadence Virtuoso with full PVT, mismatch, loop-stability, and post-layout (PEX) analysis.