Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
28 changes: 14 additions & 14 deletions flow/designs/rapidus2hp/cva6/config.mk
Original file line number Diff line number Diff line change
Expand Up @@ -94,31 +94,31 @@ export ADDITIONAL_LIBS += $(PLATFORM_DIR)/ram/lib/sacrls0g0d1p64x128m2b1w0c1p0d0
$(PLATFORM_DIR)/ram/lib/sacrls0g0d1p64x25m2b1w0c1p0d0i0s0cr0rr0rm4rw00ms0.lib


DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
_0P2A_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_6T.sdc
_0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_8T.sdc
_0P15_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.15_8T.sdc
_0P3_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3_6T.sdc
_0P3_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3_8T.sdc
.DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
._0P2A_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_6T.sdc
._0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_8T.sdc
._0P15_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.15_8T.sdc
._0P3S_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3s_6T.sdc
._0P3S_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3s_8T.sdc

# Use $(if) to defer conditional eval until all makefiles are read
export SDC_FILE = $(strip \
$(if $(filter 0.2a,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(_0P2A_6T_SDC_FILE), \
$(_0P2A_8T_SDC_FILE) \
$(._0P2A_6T_SDC_FILE), \
$(._0P2A_8T_SDC_FILE) \
), \
$(if $(filter 0.15,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h184_HST_45CPP,$(PLACE_SITE)), \
$(_0P15_8T_SDC_FILE), \
$(DEFAULT_SDC_FILE) \
$(._0P15_8T_SDC_FILE), \
$(.DEFAULT_SDC_FILE) \
), \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(_0P3_6T_SDC_FILE), \
$(_0P3_8T_SDC_FILE) \
$(._0P3S_6T_SDC_FILE), \
$(._0P3S_8T_SDC_FILE) \
), \
$(DEFAULT_SDC_FILE) \
$(.DEFAULT_SDC_FILE) \
) \
) \
))
Expand Down
14 changes: 7 additions & 7 deletions flow/designs/rapidus2hp/cva6/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -24,9 +24,9 @@ def setUp(self):
def get_exp_sdc(self, place_site, pdk_version):
"""Returns the expected SDC file path"""

if pdk_version in ["", "0.2a", "0.3"]:
if pdk_version in ["", "0.2a", "0.3s"]:
if pdk_version == "":
pdk_version = "0.3"
pdk_version = "0.3s"
if place_site == "ra02h138_DST_45CPP":
return os.path.join(
self._design_full_dir, f"constraint_{pdk_version}_6T.sdc"
Expand All @@ -41,9 +41,9 @@ def get_exp_sdc(self, place_site, pdk_version):

return os.path.join(self._design_full_dir, "constraint.sdc")

def test_pdk_0p3_default(self):
def test_pdk_0p3s_default(self):
"""
Tests PDK 0.3
Tests PDK 0.3s
"""

pdk_version = ""
Expand Down Expand Up @@ -109,12 +109,12 @@ def test_pdk_0p15(self):
front_end=front_end,
)

def test_pdk_0p3(self):
def test_pdk_0p3s(self):
"""
Tests PDK 0.3
Tests PDK 0.3s
"""

pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
exp_sdc = self.get_exp_sdc(place_site, pdk_version)
Expand Down
2 changes: 1 addition & 1 deletion flow/designs/rapidus2hp/ethmac/config.mk
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,7 @@ export CORE_UTILIZATION = $(strip \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
63, \
65), \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
65, \
70) \
))
Expand Down
12 changes: 6 additions & 6 deletions flow/designs/rapidus2hp/ethmac/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -28,12 +28,12 @@ def get_exp_util(self, place_site, pdk_version):
if place_site == "ra02h138_DST_45CPP":
return 63
return 65
if pdk_version in ["", "0.3"]:
if pdk_version in ["", "0.3s"]:
return 65
return 70

def test_pdk_0p3_default(self):
"""Tests PDK 0.3 Utilization"""
def test_pdk_0p3s_default(self):
"""Tests PDK 0.3s Utilization"""

pdk_version = ""
for front_end in self._front_end_list:
Expand Down Expand Up @@ -92,10 +92,10 @@ def test_pdk_0p15(self):
front_end=front_end,
)

def test_pdk_0p3(self):
"""Tests PDK 0.3 Utilization"""
def test_pdk_0p3s(self):
"""Tests PDK 0.3s Utilization"""

pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
exp_util = self.get_exp_util(place_site, pdk_version)
Expand Down
10 changes: 5 additions & 5 deletions flow/designs/rapidus2hp/gcd/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -32,9 +32,9 @@ def get_exp_util(self, place_site, pdk_version):
return 43
return 45

def test_pdk_0p3_default(self):
def test_pdk_0p3s_default(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = ""
Expand Down Expand Up @@ -100,12 +100,12 @@ def test_pdk_0p15(self):
front_end=front_end,
)

def test_pdk_0p3(self):
def test_pdk_0p3s(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
exp_util = self.get_exp_util(place_site, pdk_version)
Expand Down
10 changes: 5 additions & 5 deletions flow/designs/rapidus2hp/hercules_idecode/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -35,9 +35,9 @@ def get_exp_util(self, place_site, pdk_version, front_end):
return 44
return 50

def test_pdk_0p3_default(self):
def test_pdk_0p3s_default(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = ""
Expand Down Expand Up @@ -103,12 +103,12 @@ def test_pdk_0p15(self):
front_end=front_end,
)

def test_pdk_0p3(self):
def test_pdk_0p3s(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
exp_util = self.get_exp_util(place_site, pdk_version, front_end)
Expand Down
2 changes: 1 addition & 1 deletion flow/designs/rapidus2hp/hercules_is_int/config.mk
Original file line number Diff line number Diff line change
Expand Up @@ -28,7 +28,7 @@ export SYNTH_HIERARCHICAL ?= 0

# Use $(if) to defer conditional eval until all makefiles are read
export CORE_UTILIZATION = $(strip \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(if $(filter slang,$(SYNTH_HDL_FRONTEND)), \
$(if $(filter 14LM,$(LAYER_STACK_OPTION)), \
Expand Down
12 changes: 6 additions & 6 deletions flow/designs/rapidus2hp/hercules_is_int/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ def setUp(self):
def get_exp_util(self, place_site, front_end, pdk_version, layer_stack):
"""Returns the expected value"""

if pdk_version in ["", "0.3"]:
if pdk_version in ["", "0.3s"]:
if place_site == "ra02h138_DST_45CPP":
if front_end in ["", "slang"]:
if layer_stack == "14LM":
Expand All @@ -48,9 +48,9 @@ def get_exp_util(self, place_site, front_end, pdk_version, layer_stack):
return 30
return 52

def test_pdk_0p3_default(self):
def test_pdk_0p3s_default(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = ""
Expand Down Expand Up @@ -131,12 +131,12 @@ def test_pdk_0p15(self):
layer_stack=layer_stack,
)

def test_pdk_0p3(self):
def test_pdk_0p3s(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
for layer_stack in self._layer_stack_list:
Expand Down
28 changes: 14 additions & 14 deletions flow/designs/rapidus2hp/ibex/config.mk
Original file line number Diff line number Diff line change
Expand Up @@ -23,28 +23,28 @@ export SYNTH_HDL_FRONTEND ?= slang
ifeq ($(FLOW_VARIANT),pos_slack)
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_pos_slack.sdc
else
DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
_0P2A_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_6T.sdc
_0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_8T.sdc
_0P15_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.15.sdc
_0P3_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3_6T.sdc
_0P3_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3_8T.sdc
.DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
._0P2A_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_6T.sdc
._0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.2a_8T.sdc
._0P15_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.15.sdc
._0P3S_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3s_6T.sdc
._0P3S_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint_0.3s_8T.sdc

# Use $(if) to defer conditional eval until all makefiles are read
export SDC_FILE = $(strip \
$(if $(filter 0.2a,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(_0P2A_6T_SDC_FILE), \
$(_0P2A_8T_SDC_FILE) \
$(._0P2A_6T_SDC_FILE), \
$(._0P2A_8T_SDC_FILE) \
), \
$(if $(filter 0.15,$(RAPIDUS_PDK_VERSION)), \
$(_0P15_SDC_FILE), \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(._0P15_SDC_FILE), \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(_0P3_6T_SDC_FILE), \
$(_0P3_8T_SDC_FILE) \
$(._0P3S_6T_SDC_FILE), \
$(._0P3S_8T_SDC_FILE) \
), \
$(DEFAULT_SDC_FILE) \
$(.DEFAULT_SDC_FILE) \
) \
) \
))
Expand All @@ -56,7 +56,7 @@ export CORE_UTILIZATION = $(strip \
52, \
65 \
), \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
60, \
65 \
Expand Down
16 changes: 8 additions & 8 deletions flow/designs/rapidus2hp/ibex/test/test_params.py
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ def setUp(self):
def get_exp_util(self, place_site, pdk_version):
"""Returns the expected utilization"""

if pdk_version in ["", "0.3"]:
if pdk_version in ["", "0.3s"]:
if place_site == "ra02h138_DST_45CPP":
return 60
return 65
Expand All @@ -47,9 +47,9 @@ def get_exp_sdc(self, place_site, pdk_version):
)
if pdk_version == "0.15":
return os.path.join(self._design_full_dir, f"constraint_{pdk_version}.sdc")
if pdk_version in ["", "0.3"]:
if pdk_version in ["", "0.3s"]:
if pdk_version == "":
pdk_version = "0.3"
pdk_version = "0.3s"
if place_site == "ra02h138_DST_45CPP":
return os.path.join(
self._design_full_dir, f"constraint_{pdk_version}_6T.sdc"
Expand All @@ -60,9 +60,9 @@ def get_exp_sdc(self, place_site, pdk_version):

return os.path.join(self._design_full_dir, "constraint.sdc")

def test_pdk_0p3_default(self):
def test_pdk_0p3s_default(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

pdk_version = ""
Expand Down Expand Up @@ -160,13 +160,13 @@ def test_pdk_0p15(self):
front_end=front_end,
)

def test_pdk_0p3(self):
def test_pdk_0p3s(self):
"""
Tests PDK 0.3 utilization
Tests PDK 0.3s utilization
"""

front_end = ""
pdk_version = "0.3"
pdk_version = "0.3s"
for front_end in self._front_end_list:
for place_site in self._synopsys_site_list:
exp_util = self.get_exp_util(place_site, pdk_version)
Expand Down
22 changes: 11 additions & 11 deletions flow/designs/rapidus2hp/jpeg/config.mk
Original file line number Diff line number Diff line change
Expand Up @@ -10,24 +10,24 @@ endif
export VERILOG_FILES = $(sort $(wildcard $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/*.v))
export VERILOG_INCLUDE_DIRS = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/include

DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_7nm.sdc
_0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.2a_8T.sdc
_0P15_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.15_6T.sdc
_0P15_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.15_8T.sdc
_0P3_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.3.sdc
.DEFAULT_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_7nm.sdc
._0P2A_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.2a_8T.sdc
._0P15_6T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.15_6T.sdc
._0P15_8T_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.15_8T.sdc
._0P3S_SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/jpeg_encoder15_0.3s.sdc

# Use $(if) to defer conditional eval until all makefiles are read
export SDC_FILE = $(strip \
$(if $(and $(filter 0.2a,$(RAPIDUS_PDK_VERSION)),$(filter ra02h184_HST_45CPP,$(PLACE_SITE))), \
$(_0P2A_8T_SDC_FILE), \
$(._0P2A_8T_SDC_FILE), \
$(if $(filter 0.15,$(RAPIDUS_PDK_VERSION)), \
$(if $(filter ra02h138_DST_45CPP,$(PLACE_SITE)), \
$(_0P15_6T_SDC_FILE), \
$(_0P15_8T_SDC_FILE) \
$(._0P15_6T_SDC_FILE), \
$(._0P15_8T_SDC_FILE) \
), \
$(if $(filter 0.3,$(RAPIDUS_PDK_VERSION)), \
$(_0P3_SDC_FILE), \
$(DEFAULT_SDC_FILE) \
$(if $(filter 0.3s,$(RAPIDUS_PDK_VERSION)), \
$(._0P3S_SDC_FILE), \
$(.DEFAULT_SDC_FILE) \
) \
) \
))
Expand Down
Loading