[OMNIML-5091] specdec_bench cell t0_d7 — nvidia/NVIDIA-Nemotron-3-Super-120B-A12B-NVFP4 / MTP / trtllm#1774
[OMNIML-5091] specdec_bench cell t0_d7 — nvidia/NVIDIA-Nemotron-3-Super-120B-A12B-NVFP4 / MTP / trtllm#1774ChenhanYu wants to merge 1 commit into
Conversation
Signed-off-by: Pensieve Intern <pensieve-intern@nvidia.com>
|
Important Review skippedDraft detected. Please check the settings in the CodeRabbit UI or the ⚙️ Run configurationConfiguration used: Path: .coderabbit.yaml Review profile: CHILL Plan: Enterprise Run ID: You can disable this status message by setting the Use the checkbox below for a quick retry:
✨ Finishing Touches🧪 Generate unit tests (beta)
Comment |
Codecov Report✅ All modified and coverable lines are covered by tests. Additional details and impacted files@@ Coverage Diff @@
## main #1774 +/- ##
=======================================
Coverage 76.92% 76.92%
=======================================
Files 511 511
Lines 56360 56360
=======================================
Hits 43356 43356
Misses 13004 13004
Flags with carried forward coverage won't be shown. Click here to find out more. ☔ View full report in Codecov by Harness. 🚀 New features to boost your workflow:
|
Adds the shared SPEED-bench parent YAML for
nvidia/NVIDIA-Nemotron-3-Super-120B-A12B-NVFP4/ MTP / TRTLLM. Cell-specific knobs remain CLI overrides at submission time.Intern stage: OMNIML-5091 cell_t0_d7.